Introduction to Computer Science Lecture 2: DATA MANIPULATION

Tian-Li Yu

Taiwan Evolutionary Intelligence Laboratory (TEIL) Department of Electrical Engineering National Taiwan University

tianliyu@cc.ee.ntu.edu.tw

Slides made by Tian-Li Yu, Jie-Wei Wu, and Chu-Yu Hsu





Motherboard





Computer Architecture

- CPU (central processing unit)
- Registers
- Memory
- Bus
- Motherboard





Adding Values Stored in Memory

- Get one of the values to be added from memory and place it in a register.
- ② Get the other value to be added from memory and place it in another register.
- Activate the addition circuitry with the registers used in Steps 1 and 2 as inputs and another register designated to hold the result.
- ④ Store the result in memory.
- Stop.



Machine Instructions

- Data transfer
 - LOAD, STORE, I/O
- Arithmetic/logic
 - AND, OR, ADD, SUB, etc.
 - SHIFT, ROTATE
- Control
 - JUMP, HALT
- RISC (Reduced Instruction Set Computing) (PRC, SPARC)
 vs. CISC (Complex instruction set computing) (x86, x86-64)



Architecture of a Simple Machine





Example of a Machine Instructions



Store (3) the content of register no. 5 to the memory cell addressed A7

Memory reference: $2^8 = 256$ cells (bytes)



Adding Two Values Revisited

Encoded instructions	Translation	Possible assembly	Possible C
156C	Load register 5 with the bit pattern found in the memory cell at address 6C.	LOAD 5, 6C	
166D	Load register 6 with the bit pattern found in the memory cell at address 6D.	LOAD 6, 6D	
5056	Add the contents of register 5 and 6 as two complement representation and leave the result in register 0.	ADD 0, 5, 6	c = a + b;
306E	Store the contents of register 0 in the memory cell at address 6E.	STORE 0, 6E	
C000	Halt.	HALT	4

Program Execution

- Instruction register, program counter
- Machine cycle
 - clock
 - benchmarking





Fetch





Masking

Setting the first 4 bits to 0.

Setting the latter 4

bits to 1.

Inverting the latter 4 bits.



Shift/Rotation

• Logic shift

 $\begin{array}{rrrr} 10100000 & \rightarrow & 01010000 \mbox{ (right)} \\ & \rightarrow & 01000000 \mbox{ (left)} \end{array}$

- Arithmetic shift $10100000 \rightarrow 11010000 \text{ (right)}$ $\rightarrow 11000000 \text{ (left)}$
- Rotation 10100000 \rightarrow 01010000 (right) \rightarrow 01000001 (left)



Controller

- Specialized
- General: USB, FireWire



• I/O as LOAD, STORE





Communication with Other Devices

- DMA: direct memory access
 - Once authorized, controllers can access data directly from main memory without notifying CPU.
- Hand shaking
 - 2-way communication
 - Coordinating activities
- Parallel/Serial
- Transfer rate: bit per second (bps, Kbps, Mbps, etc)



Pipelining

- Throughput increased
 - Total amount of work accomplished in a given amount of time.
- Example: pre-fetching
 - Issue: conditional jump





Parallel/distributed Computing

- Parallel
 - Multiprocessor
 - MIMD, SISD, SIMD
- Distributed
 - Linking several computers via network
 - Separate processors, separate memory
- Issues:
 - Data dependency
 - Load balancing
 - Synchronization
 - Reliability



How to parallelize?

declare <i>A</i> [0]~ <i>A</i> [99]		declare A[0]~A[99]	
input A[0]		input A[0], A[1], A[2]	
for (<i>i</i> = 1; <i>i</i> <100; <i>i</i> ++) <i>A</i> [<i>i</i>] = <i>A</i> [<i>i</i> -1] * 2;		for (i = 3; i<100; i++) A[i] = A[i-2] + A[i-3];	
Ļ	2 CPUs	Ļ	
$A[1]=A[0] * 2;$ for (i = 2; i<100; i+=2) { $A[i] = A[i-2] * 4;$ $A[i+1] = A[i-1] * 4;$ }	← CPU 0 ← CPU 1	for $(i = 3; i < 98; i+=2)$ { A[i] = A[i-2] + A[i-3]; A[i+1] = A[i-1] + A[i-2]; } A[99] = A[97] + A[96];	← CPU 0 ← CPU 1
			OpenCourseWare

豪大開放式

TTU.

Speedup & Scaling

• Speedup (Amdahl's law)





P : parallelizable S : serial only



Tian-Li Yu

Data Manipulation



Page	File	Licensing	Source/ author
2		CC DY	flickr, Author: <u>viagallery.com</u> , Source: <u>http://www.flickr.com/photos/viagallery/2036598755/</u> , Date: 2012/02/19, This file is made available under the <u>Creative</u> <u>Commons Attribution 2.0 Generic</u>

